(19) JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **2000076802 A**
(43) Date of publication of application: **14.03.2000**

(51) Int. Cl **G11B 20/12**
G11B 20/10, G11B 20/18
// G11B 7/00

(21) Application number: **10246743**
(22) Date of filing: **01.09.1998**

(71) Applicant: **HITACHI LTD**
(72) Inventor: **ICHIKAWA NORIMOTO**

(54) INFORMATION RECORDING AND REPRODUCING METHOD

(57) Abstract:

PROBLEM TO BE SOLVED: To obtain an information recording and reproducing method which deals with a recording error while a recording delay is being suppressed to a minimum by a method wherein, when the recording error is generated, user data after data, to be recorded, onward and logic address information are recorded in such a way that their recording position is slipped backward by one block.

SOLUTION: In a recording operation, a microprocessor 604 generates logic address information which corresponds to a logic address, and the logic address information is given to a recording circuit 606. The recording circuit 606 encodes the logic address information together with user data so as to be recorded in a designated block on a DVD-RAM medium 610. When a recording error is generated, the user data and the logic address information are recorded as they are in such a way that their recording position is slipped backward by one block without being encoded again. In a reproducing operation, when a block which is indicated by a designated reproducing-start logic address is reproduced, an operation which deals with the recording error is performed when the logic address information which is recorded in a reproducing block is not matched with the designated reproducing-start logic address.